

FIG. 1









FIG. 4 TRANSALATION REQUESTS 60 INBOUND REQUEST LOGI CLEAR 62 30 WRITE ADDRESS REQ 64 DATA REQ DATA DATA 5 66 REQUEST COMPLETION LOGIC 34






FIG. 7 110 120 DATA BUFFERS AND **WORK QUEUES COMPLETION EVENT QUEUES QUEUE** HOST INTERFACE SYSTEM MEMORY ^22 HCA ARCHITECTURE ~10 18~ **HOST INTERFACE PACKET COMPLETION** QUEUE ENGINE **PROCESSING ENGINE** 16 LINK INTERFACE ^20 **INFINIBAND**

LINKS

9 , 50 PACKET PROCESSING ENGINE <u>∞</u> LINK INTERFACE HOST INTERFACE DONE/ERROR STATUS CQ/EQ REQUESTS INBOUND WRITE REQUESTS PORT EVENTS 132 COMPLETION QUEUE ENGINE FINITE STATE MACHINE ADDRESS TRANSLATIONS ADDRESS TRANSLATIONS 136ر -138 -138 CQ WORK REGISTERS EQ WORK REGISTERS CQ CONTEXT MEMORY LOCAL BUS REGISTERS 130 134 <u>2</u> LOCAL BUS RING

FIG. 8

FIG. 9




FIG. 10




FIG. 11

,31 22,	21	.20 13	12 0,	7 -164
	1	COMPLETION QUEUE NUMBER		104

FIG. 12




FIG. 13

